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           Abstract. The paper studies the main aspects of the realization of 22 ternary 
reversible circuits based on cycles, considering the results of the realization of 
all 362,880 22 ternary reversible functions. It has been shown that in most 
cases, realizations obtained with the MMD+ algorithm have a lower complexity 
(in terms of cost) than realizations based on cycles. In the paper it is shown 
under which conditions realizations based on transpositions may have a higher 
or a lower cost than realizations using larger cycles. Finally it is shown that 
there are a few special cases where realizations based on transpositions have 
the same cost or possibly lower cost than the MMD+ based realizations. As-
pects of scalability are considered in terms of 22-based nn reversible circuits. 
 
Keywords. Ternary reversible circuits. transformation based realizations, cycle 
based realizations. 
 
1      Introduction 
     Research devoted to Reversible Computing circuits has possibly been motivated 
by its capability of reducing power dissipation as heat and because of its closeness 
to quantum computing [13]. Two happenings of the past decade underline its im-
portance: First, a series of annual meetings on Reversible Computing, starting 2010, 
as a Workshop and soon after, becoming an annual Conference (see e.g. [5]). Sec-
ond, a COST-Action IC-1405: Reversible Computation – Extending Horizons of 
Computing [1], supporting a network of researchers mainly from countries of the 
European Community. 
     At the hardware level, most works are dedicated to binary reversible circuits, pos-
sibly for the compatibility with the prevailing digital world. The fact that this is 
(mainly) binary is due to the fact that along the years the available basic components, 
(relays, tubes, transistors), have two reliable, controllable, stable states. In the 
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context of quantum computing the above constraint does not exist. Physicists have 
shown that gates working on more than two values are feasible. Possibly the most 
relevant work related to this aspect is that of A. Muthukrishnan and C.R. Stroud Jr. 
[12] who succeeded in building  p-valued gates using a linear ion trap approach. This 
opened the door to p-valued reversible/quantum circuit developments. The simple 
case of choosing  p = 3 shows rather unexpected possibilities. In the binary case, 
there are 23! = 40,320 reversible functions of three variables, whereas in the ternary 
case there are 32! = 362,880 functions of two variables. This is the simplest possible 
example of the potential for computational power that could be expected in the fur-
ther development of p-valued reversible/quantum circuits. The present paper intends 
to be a contribution in that direction. 
     The synthesis of minimal reversible binary circuits is in NP. The main different 
approaches to this problem use databases of partial solutions [6], or look for a sym-
bolic representation of the problem and apply e.g. SAT solvers [7]. Among ap-
proaches that proceed without additional support, the most well known use the trans-
formation based MMD algorithm [10], [17], genetic programming to synthesize re-
versible circuits [8], or decompose the permutation that specifies a reversible func-
tion into cycles. V.V. Shende et al. introduced the cycles method for binary reversi-
ble circuits in [16], not only decomposing permutations into their natural cycles, but 
further decomposing cycles –(which are permutations)– into transpositions, which 
are cycles of length 2. This method was reviewed by Z. Sasanian et al. [15], who 
proved that decomposing the natural cycles into cycles of length 3 in many cases 
would lead to circuits with a lower number of gates than by decomposing into trans-
positions. A similar result holds for 22 ternary reversible circuits. 
    In [11] it was shown that the MMD algorithm could be successfully extended to 
the ternary case. The present study extends the results of [11] by considering reali-
zations based on cycle decompositions. Cycle-based realization of ternary reversible 
circuits have been reported (see e.g. [18]), but without a cost-comparison with MMD 
realizations. An evaluation of realizations based on decomposition of permutations 
into cycles of different lengths using as a benchmark the whole set of (32)! =  362,880 
ternary reversible functions of 2 variables (as in [11]) was first  reported in [2] and 
showed that realizations done with the MMD+ algorithm [3] in 96.7% of the bench-
mark had cost no higher – and in 54.4% a lower cost – than realizations based on 
cycles of natural length. (In the MMD+ algorithm the choice of each elementary 
permutation must satisfy two optimization criteria: an elementary permutation is 
chosen if it fulfills the intended local transformation and minimizes the distance to 
the specified global permutation, and if there are several elementary permutations 
that satisfy this requirement, the one with the lowest realization cost will be chosen. 
If again several of the appropriate elementary permutations have the same low cost, 
then a random choice will be made.)  Furthermore, in [2] it was also shown that in 
69.9% of the benchmark functions, not decomposed cycles have lower realization 
cost than cycles decomposed in 3-cycles. In most cases realizations based on              
3-cycles have lower cost than realizations based on transpositions. In what follows 
an example will be shown, selected at random from the large set of functions (de-
composable into three cycles) to illustrate that the design based on cycles has a 
higher cost than direct realization of the original permutation, and that decomposi-
tion into transitions has an even higher cost. Reasons for the results will be discussed. 
 
2     Case analysis   
 
 Let F = (4, 3, 7, 5, 8, 1, 2, 6, 0). It is simple to show that F may be expressed as      
(0, 4, 8)(1, 3, 5)(2, 7, 6). Since the cycles are disjoint, (they do not share compo-
nents), they may be freely ordered as circuits. Figs. 1a, 1b, 1c, and 1d, show the 
realization of F as given, as well as the realization of the three cycles. All circuits 
were obtained using the bidirectional MMD+ algorithm [3]. Gates without a control 
signal are called “simple” and will be assigned a cost of 1. All controlled gates are 
of the Muthukrishnan-Stroud type, which are active if the control variable has the 
value 2, otherwise they are inhibited and behave as an identity. In the circuits repre-
sentations, in analogy with the binary standards, gates controlled by 2 show a black 
dot, gates controlled by 1 show a grey dot, and gates controlled by 0 show a white 
dot on the controlling line. Gates controlled by 2 have a cost of 2, whereas gates 
controlled by 1 or by 0 have a cost of 4 [3], since they need simple gates to shift the 
controlling signal value to 2 and to recover its original value after leaving the con-
trolled gate. (These simple gates are not shown in the circuits diagrams to simplify 
the representations, but are considered in the context of post-processing). As basic 
gates, the set of permutations of {0, 1, 2} is considered, which builds a non-Abelian 
multiplicative group and is functionally complete. See Table I, where the identity I 
of the group is included for completeness, but obviously no gate is needed. 
 
Table I: Basic Ternary Reversible Gates 
Notation N P01 P12 X XT   (I) 
Specification 
In GF(3) 
2x  2 2x  1 2x x  2 x  1 (x 0) 
Circuit 
representation 
     ---- 
 
     Since the cycles of the example are disjoint, a cascading ordering may be chosen 
to take advantage of possible merging between pairs of border gates of the cycles. 
Let Gvz denote a gate G (from Table 1) controlled by a signal with value v  {0, 1, 
2} at the line corresponding to z  {x, y}. For the above example it becomes apparent 
that a convenient ordering of the cycles to realize F is (2, 7, 6)(0, 4, 8)(1, 3, 5), 
because then the last N2x of the cycle (2, 7, 6) would cancel the first N2x of the 
cycle (0, 4, 8). (Compare Figs. 1(c) and 1(b)).  Then the realization by cycles has a 
cost of (10 + 14 – 4) + 20 = 40, whereas the MMD+ realization of F has a cost of 18 
(without post-processing) and only 8 gates. The realization by 3-cycles is clearly 
much more expensive than the direct MMD+ realization. 
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Fig. 1: (a) Realization of F with a cost of 18 
(b) Realization of the cycle (0, 4, 8) with a cost of 14 
(c) Realization of the cycle (2, 7, 6) with a cost of  10 
(d) Realization of the cycle (1, 3, 5) with a cost of  20  
 
To continue the decomposition of the 3-cycles into transpositions, we chose the 
product model, leading to:  (0, 4, 8) = (0, 4) (0, 8),  (1, 3, 5) = (1, 3) (1, 5), and             
(2, 7, 6) = (2, 7) (2, 6). The circuits for the transpositions are presented in that order 
in Fig. 2, showing the possibility of merging neighbor gates if controlled by signals 
with the same value. 
 
  
 
       (0, 4)            (0, 8)             (1, 3)            (1, 5)            (2, 7)             (2, 6) 
Fig. 2: Transpositions derived from the 3-cycles. 
     From Fig. 2 it is simple to see that the 1st, 3rd, and 4th transpositions have each a 
cost of 12; the 2nd has a cost of 8, and the last two have each a cost of 6. Therefore  
–(if no post-processing is considered)– the realization of the 3-cycle (0, 4, 8) based  
on transpositions has a cost of  20, the realization of  the 3-cycle (1, 3, 5) has a cost 
of 24, and the realization of the 3-cycle (2, 7, 6) has a cost of 12. All three realizations 
based on transpositions have a higher cost than the corresponding direct MMD+ re-
alizations. 
     If post-processing is considered, then it may also be seen in Fig. 2, that when 
cascading  (1, 3) and (1, 5), the gate P011x of (1, 3) may be merged with the gate 
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P121x of (1, 5) leading to a single gate X1x. The resulting new circuit is identical 
with the one in Fig. 1(d) and has obviously the same cost. Similarly when cascading 
(2, 7) and (2, 6), the gate P122x of (2, 7) and the gate N2x of (2, 6) may be merged 
to a gate X2x. The resulting circuit is identical with the one shown in Fig. 1(c) and 
has a cost of 12. No merging is however possible in the circuit for (0, 4)(0, 8), since 
the neighbor gates have different control values, thus remaining with a cost of 20, 
which is more expensive than the direct MMD+ realization of (0, 4, 8), which has a 
cost of 14.  
     The former analysis gives an explanation to the fact that decomposing permuta-
tions down to transpositions will mostly lead to realizations with a higher cost than 
realizations based on larger cycles. Decomposing a permutation into transpositions 
may lead to a set of non-disjoint cycles. Therefore, in that case, transpositions cannot 
be freely ordered.  It will depend on whether border gates may be merged or not, to 
possibly reduce the realizations cost. (The above example illustrates this situation 
showing that the realization with transpositions is more expensive than the realiza-
tion based on 3-cycles, because in one of the transpositions no merging post-pro-
cessing was possible.) 
     It is fair to point out that there are a few transpositions with low cost. This is the 
case of transpositions with the structure (v, (v  w)) or ((v  w), v) where v  {0, 1, 
2}, w  {1, 2}, and  denotes the sum mod 3. If given a global permutation, which 
decomposition into transpositions leads to “many” low cost transpositions, this de-
composition may lead to a realization with a lower cost than a MMD+ based reali-
zation. As shown in [2], this happens in only 1.9% of the 9! benchmark functions. 
Recall that the MMD+ algorithm is greedy and always tries to optimize the prevail-
ing iteration step, but this does not necessarily optimize the final circuit. 
     However, even in most cases of decompositions leading to low cost transposi-
tions, applying MMD+ to the undecomposed original permutation leads to an equiv-
alent circuit with the same cost or a better realization. 
      Let F = (0, 7, 1, 4, 3, 8, 6, 2, 5) = (1, 7, 2)(3, 4)(5, 8)(6) = (1, 7)(1, 2)(3, 4)(5, 8)  
     Each of the obtained transpositions is realizable with a single controlled gate:     
(1, 7) → N1y;   (1, 2) → P120x; (3, 4) → P011x; and (5, 8)  → P122y. The trans-
positions have a cost of 4, 4, 4, and 2, respectively. A transpositions based circuit 
with a cost of 14 is shown in Fig. 3(a).  Fig. 3(b) shows one (of several) circuits 
obtained with MMD+, which comprises the same gates as the circuit based on the 
product of cycles, except that the gate P12 controlled by 2 stands now as the first gate 
of the circuit and from the straight circuit point of view, this displacement of that 
gate is not “obvious”. However, recall that this gate realizes the transposition cycle 
(5, 8), which being disjoint from the other cycles, may be moved to any other posi-
tion, whereas the pair of gates N1y and P120x should not exchange their positions, 
because they would realize the 3-cycle (1, 2, 7), which does not belong to the             
decomposition of F.  Furthermore, notice that  F could also be decomposed as            
(2, 1, 7)(3, 4)(5, 8)  =  (2, 1)(2, 7)(3, 4) (5, 8). However, the transposition (2, 7), i.e. 
02 → 21, is no longer a “one gate subcircuit” with a cost of 4. It is realized as P122x 
N2y P122x with cost of 6, leading to the full circuit with a cost of 16, (and 6 gates), 
as shown in Fig 4. MMD+ however, being independent of the cycle decomposition 
obtains “again” the circuit of Fig. 3(b) with a cost of 14 (and only 4 gates). 
 
      
                                 (a)                                                       (b) 
Fig. 3: (a) Realization of F as a product of transpositions  
(b) MMD+ realization of  F.  
Both circuits have a cost of 14 
 
 
 
 
 
 
 
Fig. 4: Realization of F as (2, 1)(2, 7)(3, 4)(5, 8) with a cost of 16 
The dashed box shows the realization of (2, 7) 
 
 
3       Context dependent post-processing 
     For exhaustive tests on a large database to have results with statistical signifi-
cance, post-processing may be considered if the representative patterns may be rec-
ognized “almost on the fly”. This is e.g. the case of two different neighbor gates 
controlled by 1 and by 0, since the two simple gates, needed in between on the con-
trolling line, which are neighbors, may be merged, thus reducing the cost of the cir-
cuit by 1.  
     A totally different situation appears when facing the problem of designing a re-
versible circuit for one given function. Different alternatives may be compared 
within a reasonable time. For example, recall that in the MMD+ algorithm there are 
cases where a random choice may be taken. If, instead, all alternatives are tested, an 
optimal solution might be obtained. In the case of cycles, a cyclic reordering may 
lead to a lower cost of decomposition with transpositions,  e.g. (1 3 5 7 )  =    (1 3) 
(1 5)(1 7) has a cost of 28, where as (7 1 3 5) = (7 1)(7 3)(7 5) has a cost of 18. (The 
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inverse situation was illustrated earlier, when an unfortunate cycle representation 
lead to the circuit of Fig. 4.) 
     A particular effective post-processing situation, that may be associated to a tem-
plate [14], is the following: let G0x be followed by G1x, (or the other way around), 
i.e., G is de facto controlled by “not 2” on x. This sub-circuit has a cost of 8. It may 
be replaced by a simple G gate on y followed by G-12x with a total cost of 3. Fig. 5 
illustrates the proof. If a gate G is controlled by 0, by 1, and by 2, this is equivalent 
to a simple G gate on the target line. (Top of Fig. 5). Cascading at both sides with  
G-1 controlled by 2 cancels the G2x gate on the left hand side and leads to the as-
sertion. (Bottom of Fig. 5). 
 
 
 
 
 
 
 
Fig. 5:  Template to reduce the cost from 8 to 3 
 
     A similar, but much weaker improvement may be obtained in the case of  G0x  
followed by G2x, with a cost of 6, which may be replaced by a simple G followed 
by G-11x with a total cost of 5. The total cost is reduced by 1. The same applies in 
the case of  G1x followed by G2x, with a cost of 6, which may be replaced by a 
simple G followed by G-10x with a total cost of 5. 
 
4 On the class of 22-based  nn  reversible circuits 
 
     Consider an nn reversible circuit with n-2 controlling lines and two “working” 
lines driving a cascade of 22 circuits. The controlling lines generate pn-2 selecting 
words, each one of them activating a particular 22 reversible circuit, while all others 
remain inhibited and behave as an identity, connecting the selected circuit to the 
driving inputs and to the outputs.  Fig. 5  shows a simple  33  reversible circuit of 
this class, where C0, C1, and C2 are 22 reversible circuits and c denotes the control-
ling input signal (which is recovered at the output). 
 
 
  
 
 G
1 
G
1 
= 
x 
y 
 
G G-1 
x 
y  G G G
1 
G
1 
= 
  
 
 
 
Fig. 6: A scheme of a representative of the class of 22-based 33 circuits. 
 
 
     It is simple to recognize that the circuit of Fig. 6 represents a multiplexer of C0, 
C1, and C2. Other forms of multiplexing have been used in the past for the synthesis 
of reversible circuits, as e.g. [4], [9], where generalized gates are generated by mul-
tiplexing selected unary functions. The class of 22-based 33 ternary reversible 
circuits is powerful: it has (32!)3 = 47,784,725,839,872,000  47.78 ⋅1015   circuits, 
and the class of 22-based 44 ternary reversible circuits has (32!)9  10.911048 
circuits, which inherit the main properties of 22 circuits: in most cases a direct 
MMD+ realization will have a lower cost than a cycle based realization. All involved 
gates will have a high cost, due to the additional control signals, but this will affect 
both the direct MMD+ realizations and the cycles-based realizations (which are also 
obtained with MMD+). A natural property of 22 ternary reversible circuits is the 
satisfaction of the near neighbor lines constraint posed by some technologies. This 
property will occasionally be lost in 22-based 33 ternary reversible circuits, in the 
scarce cases where the 22 realization includes a simple gate on the target (bottom) 
line, which in a 22-based 33 ternary reversible circuit will become controlled by 
a signal of the upper line. Fig. 7 shows an example of realization the control line for 
the scheme shown in Fig. 6, including the recovery of the control signal.  (An alter-
native sequence of simple gates to obtain the appropriate control signals could be 
e.g. N, XT, P12). 
 
     
 
 
 
 
 
 
 
 
 
Fig. 7: Realization of the control line of a 22-based 33 ternary reversible circuit.  
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     Fig.8 shows a detailed random example of a possible 22-based 33 ternary re-
versible circuit. The dotted lines show the additional (selective) control. The chosen 
circuit also shows that only in the case of a simple gate (on the bottom line) in a 22 
circuit, (like the gate +2 in C2), when integrated in a 33 structure the lines neigh-
borhood may be lost. In all other cases it is preserved.   
 
 
 
 
 
 
 
Fig. 8:  
 
 
 
Fig. 8: Random example of a 22-based 33 ternary reversible circuit. 
 
 
5       Conclusions 
 
     Based on exhaustive tests, it has been shown [2] that cycle-based synthesis of 22 
ternary reversible circuits, particularly in the case of transpositions, in almost all 
cases has a higher cost than realizations obtained with the MMD+ algorithm. The 
realization of some representative functions was analyzed in detail showing the rea-
sons for the difference in cost. At the same time it was indirectly shown that the 
MMD transformation algorithm is stronger than it might have been thought of based 
on [11]. Furthermore we analyzed the 22-based 33 ternary reversible circuits, we 
showed that this class of reversible circuits is very large and inherits from 22 cir-
cuits, the benefits of MMD+ realization as compared with cycle-based realizations. 
This scalability aspect is valid for all 22-based nn  ternary reversible circuits, since 
the additional n – 2  lines only provide the selectivity for the 22 ternary reversible 
circuits. 
 
References 
[1] http://www.revcomp.eu/ 
[2] Barbieri C. Synthesis of ternary reversible circuits. Ph.D. Thesis, Dept. E.E., State 
University of Sao Paulo, Brazil, (2018), (in Portuguese) 
[3] Barbieri C., Moraga C. Analysis of the synthesis of ternary reversible circuits based 
on the cycle-decomposition of permutations. Research Report 864, Faculty of Com-
puter Science, TU Dortmund, Germany, (2018) 
+2 
x‘ 
y‘ 
12 
12 01
N 
+2 +2 
 
01
1 
01
1 
01
1 
 
 
N N 12 
+1 
+2 
x 
y 
c c 
C0 C1 C2 
[4] Denler N., Yen B., Perkowski M., Kerntopf P. Minimization of Arbitrary Functions in 
a New Type of Reversible Cascade built from Quantum-Realizable “Generalized 
Multi-Valued Gates”. In  Proc. IWLS 2004, 321 – 328, (2004) 
[5] Devitt S., Lanese I. Eds. Reversible Computation. LNCS 9720, 307-321, Springer, 
(2016) 
[6] Golubitsky O., Maslov D. A study of optimal 4-bit reversible Toffoli circuits and their 
synthesis, IEEE Trans. Computers,  61(9), 1341-1353, (2012) 
[7] Grosse M., Wille R., Dueck G.W., Drechsler R. Exact multiple-control Toffoli net-
work synthesis with SAT techniques. IEEE Trans. CAD  28 (5), 703-715, (2009) 
[8] Hadjam F.Z., Moraga C. RIMEP2: Evolutionary design of reversible digital circuits. 
ACM J. of Emerging Technologies in Computing Systems, 11(3), 27:1-27:23, (2014) 
[9] Kahn M.H.A., Perkowski M.A., Kahn M.R., Kerntopf P. Termary GFSOP 
minimization using Kronecker decision diagrams and their synthesis with quantum 
cascades. J. Multiple-Valued Logic and Soft Computing, 11(5-6), 567-602, (2005)  
[10] Miller D.M., Maslov D., Dueck G.W. A transformation based algorithm for reversible 
logic synthesis. In Proc. DAC, 318-323, (2003) 
[11] Miller D.M., Maslov D., Dueck G.W. Synthesis of quantum multiple-valued circuits. 
J. Multiple-valued Logic and Soft Computing, 12 (5-6), 431-450, (2006) 
[12] Muthukrishnan A., Stroud C. Multivalued logic gates for quantum computation. Phys. 
Rev. A, 62, 52309, (2000) 
[13] Nielsen M.A., Chuang I.L. Quantum Computation and Quantum Information. Cam-
bridge University Press, N.Y., (2010)  
[14] Rahman M., Dueck G.W. An algorithm to find quantum Templates. In Proc IEEE 
Congress on Evol. Comput., 623-629. IEEE Press, (2012) 
[15] Sasanian Z., Saeedi M., Sedighi M., Zamani M.S. A cycle-based synthesis algorithm 
for reversible logic. In  Proc. Asia and South Pacific DAC, 745-750, (2009) 
[16] Shende V.V., Prasad A.K., Markov I.L., Hayes J.P. Synthesis of reversible logic cir-
cuits. IEEE Trans. Comp. Aid. Design 22, (6), 723-729, (2003) 
[17] Soeken M., Dueck G.W., Rahman M.M., Miller M.D. An Extension of Transfor-
mation-based Reversible and Quantum Circuit Synthesis. In  Proc. Int. Symposium on 
Circuits and Systems ISCAS, 2290-2293, (2016) 
[18] Yang G., Song X., Perkowski M., Wu J. Realizing ternary quantum switching net-
works without ancilla bits. J. Physics A: Math. and Gen. 38, 9689-9697, (2005) 
 
